Achieved system level heterogeneous integration involving 130 nm tech node active Si interposer, two 65 nm tech node I/O chips and one 28 nm tech node FPGA die. Chip on Chip on Substrate packaging methodology was demonstrated for handling active Si interposer die as thin as 40 µm. Different packaging approaches were evaluated and the results are benchmarked. In addition, active Si interposer concept is introduced to provide Analog to Digital Converter (ADC), Digital to Analog Converter (DAC) and Power Management Unit (PMU) functions to support high-performance logic. Furthermore, benefits of active Si approach such as system scaling and cost-effectiveness have been demonstrated. "Via Last" TSV approach is used for the fabrication of 130 nm tech node active Si interposer. It was confirmed that appropriate selection of temporary bonding material plays a critical role in device wafer warpages in via last TSV process flow. Functionality checks were carried out on all samples subjected to pre-and post-reliability assessments, which include thermal cycling (TC), moisture sensitivity tests (MSL) and highly accelerated stress tests (HAST). All samples were found to be functional with no deterioration in performance despite being subjected to reliability tests and high-voltage stress tests.
I. INTRODUCTION
Packaging industry is undergoing tremendous transformation, where the focus has shifted to overall system performance, system scaling and cost reduction rather than on individual components alone. Thus, with the advent of Internet of things, heterogeneous integration is gaining popularity in the packaging industry [1] - [2] . Furthermore, active Si interposer (ATSI) concept is introduced, which enhances signal integrity, power integrity, lower power consumption and cost-effectiveness. This is achieved by integrating the passive device and the active circuits on the same Si interposer [3] - [5] . The ATSI is fabricated in 130nm CMOS, which provides/supports ADC, DAC, PMU, I/O, analog and ESD functions with Via-last TSV. This approach results in the top-die size reduction, which is usually the expensive advanced node CMOS die [6] .
Among the different approaches for TSV fabrication, Via-last TSV was chosen. In via -last TSV process integration flow, TSV is fabricated after all BEOL layers. Major advantage of this approach, is that the potential TSV effect due to large Cu CTE during BEOL fabrications could be absolutely eliminated [7] . It has been reported that the cost savings from the via-last fabrication from wafer backside, when compared to via-middle approach is about 10% [8] and hence, the same process flow is used for the fabrication of ATSI in this work.
The concept of stacking and integrating different tech nodes chips heterogenously, which includes I/O chips and FPGA using ATSI is demonstrated. TSV technology is incorporated in the ATSI for better electrical connection with minimum propagation time delay, lower power consumption and smaller foot factors [3] - [5] . Different temporary bonding materials and debonding methods were evaluated for handling 40µm thin ATSI. It was determined that the temporary bonding materials plays a critical role on wafer warpages during down-stream via-last TSV process flow. A new packaging approach Chip on Chip on Substrate has been introduced for handling thin ATSI. All the heterogeneously integrated ATSI packages passed the reliability tests and high voltage stress tests.
II. ACTIVE INTERPOSER PACKAGE DESIGN
Specs of the active interposer, FPGA die and two I/O chips used for heterogeneous system level integration is provided in Table 1 . Schematic layout of the active Si interposer to provide analog to digital converter, digital to analog converter and power management unit (PMU) functions to support high-performance logic is illustrated in Fig. 1 .
Top level RDL is implemented with 6 metal layer stacks as illustrated in Fig. 2 . TSV is arranged in staggered array with pitch of 150µm. ATSI noise suppression is done with grounded TSVs. C4 bumps are placed parallel with TSVs in order to increase the current carrying capacity. Substrate C4 bumps are arranged in regular arrays with 400µm pitch. TSV is directly connected to the UBM of C4 bump in order to avoid the additional backside RDL process for routing purpose. Layout design and simulations are done with Cadence Virtuoso, together with Calibre and Assura. For circuit simulation, Cadence spectre is used.
ATSI is bonded to the organic substrate. The substrate size is 31 x 31mm 2 made of 4 layers 1-2-1 stack up. The substrate core thickness is 0.8 mm. The core line width/space used in the substrate design is 50µm/50µm. Substrate top pad size/opening/IO counts are 250µm/ 180µm/ 1969 respectively. BGA side pad size/ opening/ IO counts are 700µm/ 600µm / 529 respectively.
III. ACTIVE SI WAFER FABRICATION
Via-last TSV from wafer backside approach is used for ATSI fabrication, which is illustrated in Fig. 3 . The device wafer is first coated with the temporary bonding material and then subjected to temporary bonding with the blanket carrier wafer. The device wafer was thinned down to two different thicknesses 100 µm/40 µm by backgrinding in order to explore the impact of TSV aspect ratios in the down stream processes. TSV opening dimension is around 10µm. Carrier wafer too was thinned down by 100µm to ensure that the bonded wafer thickness is close to single wafer thickness, which is around 775µm. Major challenge encountered in this process flow is that the thermal budget of the temporary bonded wafer is not high and hence, the maximum temperature regime of the down-stream processes need to be restrictried [9] .
Among the down stream processes, TSV liner oxide deposition for high aspect ratio TSVs in the range of 8-10 definitely requires higher process deposition temperature. Lower process deposition temperature resulted in the formation of voids at the bottom of the TSVs, since the liner oxide could not be deposited. However, no issue was encountered with the liner oxide deposition process step, when the TSV aspect ratio is low, which is < 5. Hence, lower aspect ratio ATSI (thickness 40µm) is used for further evaluation.
IV. HETEROGENEOUS INTEGRATION
Heterogeneous integration (HI) was achieved through stacking of different tech node dies on ATSI with TSVs. One of the major advantage of using TSV technology in active Si interposer is, it eliminates the requirement of finer pitch substrate. Furthermore, TSV technology faciliates the integration of more functions like high performance interconnects for chip-chip communications [7] - [9] . The thickness of the commercially procured I/O die is 300µm. For planarity purpose, the 300 mm FPGA wafer too was thinned down to the same 300 µm thickness and subsequently diced to the dimension of 12.65*12.34 mm 2 . The 3D stacking of I/O dies and FPGA die was achieved in four stages: two reflow and two underfilling stages.
For 3D stacking of dies on ATSI, both reflow and thermocompression bonding mechanisms were evaluated. Among the two stacking approaches, only the reflow mechanism was successful. Themocompression bonding approach using the flip chip bonder for stacking the 300µm thick I/O dies and FPGA die on the 40µm thick active Si interposer was unsuccessful. This was confirmed by post-assembly electrical testing. The failure of the thermo-compression bonding approach could be attributed to fragileness of the 40 µm thick active Si interposer. Similarly two packaging assembly flows were evalauted. First approach involves assembly of the two I/O dies and FPGA die on to the ATSI by the first level reflow, followed by the attachment of the assembled interposer to the substrate by second level reflow. Second approach was to attach the interposer to the substrate first by second level reflow, followed by the assembly of dies on the interposer by first level reflow. Only the second approach was succesful. This could be attributed to the fact that the substrate is providing mechanical integrity to the package by bolstering the fragile ATSI.
Underfilling is necessary to protect the solder joints from re-solidification and thereby, avert any additional misalignment. Moreover, also required for mechanical integrity purpose. Underfilling was done in two stages: second level underfilling was carried out to protect the solder joints of the interposer, while the first level underfilling was carried out to protect the solder joints of the I/O dies and the FPGA die. For each level of underfilling different commercially available underfill material was used. Selection of underfill material was based on the pitch size of the substrate and interposer. Interposer was attached to the substrate by "No clean" flux prior to second level reflow, while FPGA die was attached to the substrate by Rosin flux, prior to first-level reflow. Similar to underfill material, selection of flux type too could be atributed to the relaxed substrate pitch size of 400µm and tighter interposer pitch size of 150µm. Reflow peak temperature did not exceed 250 • C for chip on chip on substate packaging approach. Four different stages of this approach are illustarted in Fig. 5 .
Procured 65 nm I/O dies comes with Al metallization only. Any Sn based Pb-free solder does not wet Al metallization. Hence, Au stud bumping is necessary, which was followed by SnAg solder jetting on Au studs ( Fig. 6 ). 1.3mil Aw99 Au wire is used for this purpose Appropriate selection of capillary was carried out to comply with the minimum required ball shear strength, which is 5.5 gf/mil 2 , as per MIL-STD-883G Standard. Both I/O dies and FPGA die were attached together during first level reflow. The purpose is to avoid multiple reflows. The very first step in this chip on chip on substrate package process flow is the solder jetting of SnAgCu (SAC solder) on the substrate (Fig. 7) . The fully assembled HI package is shown in Fig. 8 . Bonded wafer warpages were monitored at all stages during via-last TSV fabrication from wafer backside of ATSI ( Fig. 9 ). Two types of temporary bond materials with different debonding approaches were evaluated in this work. Selection of appropriate bond materials play a major role in device wafer warpages in VL process flow from wafer backside. Among the two materials evaluated, one exhibited tensile and the other exhibited compressive stresses. Generally, tensile stresses are preferred during fabrication of wafers, since it could be easily compensated during chucking.
Different temporary bonding materials require different approaches for debonding. Trilayer material system can be debonded by mechanical peeling at room temperature. No any preparation is required for this approach. This process is compatible with the standard fab equipment and existing process lines. Debonding throughput is also high for this approach. In the case of glue 305, only stiction zone is employed. This method is more stable during backside fabrication, since there is no release layer involved. However, debonding method involves longer solvent etching time. This single zone bond method is ideal for complex integration schemes, since no additional stresses are generated during debonding, unlike mechanical peeling method. No bonding voids were observed post TSV and RDL processes for both type of bond materials (Fig. 10 ). 100% debonding yield was achieved for both mechanical peeling and single zone method approaches.
Active interposer debonded by single zone method resulted in die warpage of < 50 µm, while active interposer debonded by mechanical peeling method resulted in die warpage >50 µm. Electrical measurements confirm that the reflow approach used in chip on chip substrate packaging flow works only if the die warpage is < 50µm. This is because unlike TCB, no force is applied on dies during reflow. However, TCB approach, which can accept dies with higher warpages cannot be used in this chip on chip on substrate packaging approach involving 40 µm thin interposer due to the inherent fragileness of the ATSI. Thus, the ATSI that were debonded by the single zone method alone was used for the heterogeneous integration.
V. FUNCTIONAL TESTING
Functional testing of the HI packages have been carried out in two stages: (1) Block testing of individul modules without TSV (2) System level functional testing with TSV. Block test results of DAC show that the worst DNL and INL results of DC testing among the six DAC samples, which were tested are 0.58 LSB and 0.65LSB respectively (Fig. 11 ). The worst SFDR and THD results among 6 DAC samples are 63.9 dBC and 61.1 dBc, respectively. All the measured performances of AC/DC characteristics of the 6 DAC samples comply with the targeted design specification. ePMU block with combination of buck converter and LDO is designed and fabricated in the active interposer. This topology combines high efficiency of buck converter and clean output voltage of LDO. The buck converter is designed using PWM mode with voltage feedback. The LDO uses two stage amplifier in order to achieve high DC gain. Large output capacitor is used for LDO to provide dominant pole and high PSRR. Block test results of ePMU show that the tested chip has an average end to end efficiency of 75%. Line regulation of buck alone, LDO alone and the full system are system are 0.0754 V/V, 0.0064 V/V and 0.0707 V/V respectively. The designed band-gap reference voltage required for operating the buck converter and the LDO, provides a stable output voltage of 1.2V. The overall, average end-to-end efficiency of the system is measured to be 76 %. Standalone buck converter efficiency is measured to be 80 %. The e-PMU system functions as expected as a standalone power supply/ power management unit in the ATSI interposer. Block ADC is tested with Fclk ≈ 400MHz, Fin ≈ 100 KHz, resulted in SNDR = 33.56dB, SFDR = 40dB and Noise floor −90dBc for 10Bit.
System level IO loop back functional test was carried out by sending a digital bit stream through the input pin of IO chip that passed through a series of buffers and captured at the output pin of the IO chip and analyzed by the tester for error-free reception to indicate the pass status. Keysight 33600 waveform generator was used for generating digital bit stream and Agilent Infinium 54832D MSO, 1 GHz, 4 GSa per second oscilloscope was used to capture the waveforms. System level schematic and buffer configuration of loop back functional test is illustrated in Fig. 12 . Functional test eye diagram with 1 second persistence at 50 MHz, 2Vp-p and at 3V p-p with infinite persistence are shown in Fig. 13 respectively. At 3V swing level, signal rise of 200 picoseconds per Volt is observed, validating the suitability of the active Si interposer for Gigabit data transfer application.
VI. HIGH VOLTAGE STRESS TESTS
High voltage (HV) stress test was performed at 50 V, according to IEC 61000-4-2 standard [10] . Two parts were stressed at the input and output pins in each device. Output and input buffer circuits are subjected to stress tests, which are illustrated in Figs. 14 and 15 respectively. The pins are stressed with respect to the ground. Test setup used in this evaluation is shown in Fig. 16 . Both the devices passed the functional testing, continuity, as well as leakage tests. The HV test results are shown in Table 2 . 
VII. RELIABILITY EVALUATION
HI packages involving ATSI, I/O dies and FPGA die were subjected to the following reliability evaluation (Table 3 ). 10 HI packages were built for the reliability tests. Electrical testing was performed on the pre and post reliability test samples to determine the impact on device performance. 28 test points were measured for functionality monitoring, which includes Ohmic continuity and diode continuity. 1-4 daisy chain represents Ohmic continuity and 5-28 daisy chain indicates diode continuity [5] . No any significant variation in the electrical results was observed (Fig. 17 ) between pre and post reliability tests indicating no degradation after being subjected to relaibility tests. Minor variation between pre and post reliability electrical test results is well within the measurement tolerances. 100% yield was confirmed.
HI of different technology nodes using ATSI has been successfully demonstrated. However, this is restricted to homogeneous integration of Si devices only. Recently DARPA has successfully demonstrated HI for dissimilar materials. Chiplet assembly approach is being regarded as the future of HI due to the advantages in flexibity and processability of dissimiliar materials [11] .
VIII. CONCLUSION
Reliable heterogeneous integration involving 130nm tech node ATSI, 65 nm tech node I/O dies and 28 nm tech node FPGA die has been successfully demonstrated. A new chip on chip on substrate packaging flow has been introduced for handling 40 µm thin fragile active Si interposer. Selection of appropriate temporary bonding material and the right debonding approach is critical for controlling the interposer warpage <50µm. It was determined that only the single zone debonding approach could ensure die warpage <50 µm, which is the basic requirement for this chip on chip on substrate packaging approach. Overall system scaling/miniaturization has been achieved by implementing the key functions into the active interposer, which is otherwise, generally passive. Temperature rating of the temporaray bonding material presents major challenge in via last TSV fabrication in particular, the deposition of barrier liner oxide in high aspect ratio TSVs. All HI packages passed the reliability tests and high voltage stress tests. System level functional testing of active Si interposer has also been demonstrated for gigabit data transfer application. VASARLA NAGENDRA SEKHAR received the bachelor's degree in metallurgy from the National Institute of Technology, Warangal, India, and the master's degree in materials science from the National University of Singapore. He is currently with the Institute of Microelectronics, Agency for Science Technology and Research. His research interests include advanced microelectronic packaging, fan-out packaging, 2.5-D/3-D wafer-level packaging, thin-wafer handling, laser technologies, MEMS processes and packaging, CMOS-MEMS integration, and reliability and failure analysis.
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